Abstract -The Twente 128-fold 3-dimensional multimicro electrode device for endoneural stimulation is controlled by a 4x4 mm CMOS gate array chip. The chip contains the electronic circuitry, i.e. eight 16-channel multiplexers, eight double current sourca and six Merentid amplifiers. Control of the gate array circuitry by a PC is done by a PCI interface. We present (aspects of) the design and realization of the PCI interface, as well as the simulated and measured performance figures of the current sources and amplifiers.
DESIGN SPECIFICATIONS

Data rate (clock frequency)
The Peripheral Communication Interconnect (PCI) controller enables to use high data rates, which are presumably needed to control the Gate Array (GA) circuits [l, 21. Basically the GA has three registers: the CCR (16 bit shift Current Control Register), MCR (32-bit shift Multiplexer Control Register) and the TCR (32-bit Timer Counter Register). The specifications determine the clock frequency. For endoneural electrical stimulation of nerve fibers a short cathodal pulse with a charge in the order of lo00 pC is needed. Cathodal 100 p wide rectangular current pulses with amplitudes in the range 1 to 100 pA have proven to be sufficient for intrafascicular stimulation of motor nerve, from threshold of individual fibers to full recruitment. In a digital gatearray CMOS implementation of a programmable current source it is however advisable to fix current at 100 p4 and vary pulse width between 1 and 100 p, in principle this will have the same stimulation effect. Design and simulated switching behaviour of the current sources has been presented earlier, [2] . To perform twitch-force recruitment experiments , including tetanic force recruitment and fatigue behavior of motor-units, 
Current sources
The CMOS current source circuit has been presented in [2] . It has been realised as a double (biphasic) source, with the electrodes at half potential between Vdd (5V) and ground. The simulated switching behaviour over a load of 50 kOhm showed rectangular current pulse behaviour, with a maximal switching delay of 0.8 ps (load 50 kOhm). Amplifiers The amplifier must be able to record action potentials.
Therefore, required bandwidth is 100 Hz-50 kHz, amplitude range 10 -500 pV (i.e. output noise level preferably below 1 pVrms, for S/N ratio of 10, or 4.5 nV/ Hz ' ), gain around 40 dB, output impedance less than 1 kOhm, THD less than 1%.
The amplifier is of a classical type, with a differential pair, a source follower output stage and the necessary bias circuitry, it has 10 CMOS F%Ts in total. Spice-simulation showed that the design amply met the specifications.
RESULTS
The PCI card included a Programmable Logic Device, programmed by the use of Altera software, and several circuits of the 74-series. The system functions correctly at a clock frequency of 64 MHz, very close to the specification.
Current source performance (mountdinterfaced chips): the maximal switching delay over a load of 10 kOhm (and rather longhgh capacitance cables) was 3 p. This is worse than specified, but will improve by another choice of cable. 
